The University of Warwick Library - WebBridge

COMPARISON OF 2-PHASE LATCH CONFIGURATIONS FOR PIPELINED PROCESSORS IN MOS VLSI - CASE-STUDY - A CMOS SYSTOLIC MULTIPLIER
IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS.  v. 137. no. 4.   1990-08. p. 261 - 265... issn: 0956-3768 .   

Online access not found

Sorry - based on the information provided, WebBridge cannot offer appropriate links.